



### General Description

AFE0524 are designed by bi-direction TVS diode, to protect high speed data interfaces. This product has been specifically designed to protect sensitive components which are connected to data and transmission lines from overvoltage caused by ESD (electrostatic discharge), CDE (Cable Discharge Events), and EFT (electrical fast transients). The TVS diode prevents over-voltage on the power line, protecting any downstream components. The low capacitance configuration allows the user to protect high-speed data or transmission lines. This device is optimized for ESD protection of portable electronics. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ( $\pm 15\text{kV}$  air,  $\pm 8\text{kV}$  contact discharge).


### Features

- Transient protection for high-speed data lines to IEC 61000-4-2 (ESD)  $\pm 15\text{kV}$  (air),  $\pm 8\text{kV}$  (contact) IEC 61000-4-4 (EFT) 40A (5/50ns)
- Small package saves board space
- Protects up to four I/O lines & power line
- Low capacitance (<3pF) for high-speed interfaces
- Low leakage current and clamping voltage
- Low operating voltage: 5.0V
- Solid-state silicon-avalanche technology


### Application

- USB 2.0 Power and Data Line Protection
- Monitors and Flat Panel Displays
- Digital Visual Interface (DVI)
- 10/100/1000 Ethernet
- Notebook Computer
- SIM Ports
- ATM Interface
- IEEE 1394 Firewire Ports
- Cellular Handsets & Accessories
- Portable Instrumentation
- Digital Cameras
- MP3 Players
- Video Graphics Cards

### Pin Description ( SOT-143 )



### Schematic & PIN Configuration ( SOT-143 )



### Ordering Information

Part Ordering No.	Part Marking	Package	Unit	Quantity
AFE0524S14RG	24YW	SOT-143	Tape & Reel	3000 EA

- ※ 24 parts code
- ※ Y year code ( 0 ~ 9 )
- ※ W week code ( A ~ Z = 1 ~ 26 / a ~ z = 27 ~ 52 )
- ※ AFE0524S14RG : 7" Tape & Reel ; Pb- Free ; Halogen- Free



**ABSOLUTE MAXIMUM RATINGS**

(T<sub>A</sub>=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Peak Pulse Power ( t <sub>p</sub> = 8/20 μs )	P <sub>pk</sub>	150	W
Maximum Peak Pulse Current ( t <sub>p</sub> = 8/20 μs )	I <sub>PP</sub>	6	A
ESD per IEC 61000 – 4 – 2 (Air )	V <sub>PP</sub>	±15	KV
ESD per IEC 61000 – 4 – 2 (Contact )	V <sub>PP</sub>	±8	KV
Operating Junction Temperature	T <sub>J</sub>	-55 ~ 125	°C
Storage Temperature Range	T <sub>STG</sub>	-55 ~ 150	°C
Lead Soldering Temperature	T <sub>L</sub>	260 ( 10sec )	°C

**ELECTRICAL CHARACTERISTICS**


(T<sub>A</sub>=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Reverse Stand – Off Voltage	V <sub>RWM</sub>	Any Pin to Pin2			5	V
Reverse Breakdown Voltage	V <sub>BR</sub>	I <sub>t</sub> = 1mA Any Pin to Pin2	6			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5V , T=25°C Any Pin to Pin2		0.5	1	μA
Clamping Voltage	V <sub>C</sub>	I <sub>PP</sub> = 1A , t <sub>p</sub> = 8/20 μs Any Pin to Pin2			13	V
Clamping Voltage	V <sub>C</sub>	I <sub>PP</sub> = 6A , t <sub>p</sub> = 8/20 μs Any Pin to Pin2			15	V
Junction Capacitance	C <sub>j</sub>	V <sub>R</sub> = 0V , f = 1MHz Any Pin to Pin2		2	3	pF




## Typical Characteristics


### Non-Repetitive Peak Pulse Power vs. Pulse Time




### Power Derating Curve




### Forward Voltage vs. peak Pulse Current




### Capacitance vs. Reverse Voltage (Normalized to 0V)



### Forward Voltage vs. peak Pulse Current



### Capacitance vs. Reverse Voltage (Normalized to 0V)






## Application Information

### Device Connection for Protection of Three Data Lines

AFE0524 is designed to protect up to three bidirectional data lines. The device is connected as follows:


1. Bidirectional protection of five I/O lines is achieved by connecting pins 2, 3 and 4 to the data lines. Pin 1 is connected to ground. The ground connection should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.



### Circuit Board Layout Recommendations for Suppression of ESD


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

1. Place the TVS near the input terminals or connectors to restrict transient coupling.
2. Minimize the path length between the TVS and the protected line.
3. Minimize all conductive loops including power and ground loops.
4. The ESD transient return path to ground should be kept as short as possible.
5. Never run critical signals near board edges.
6. Use ground planes whenever possible.






**Application Information**




**Universal Serial Bus ESD Protection**



**ISDN S/T Interface Protection**



**Package Information ( SOT-143 )**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
b1	0.750	0.900	0.030	0.035
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
d	0.200 TYP.		0.008 TYP.	
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP.		0.037 TYP.	
e1	1.800	2.000	0.071	0.079
L	0.550 REF.		0.022 REF.	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°

©2010 Alfa-MOS Technology Corp.  
 2F, No.80, Sec.1, Cheng Kung Rd., Nan Kang Dist., Taipei City 115, Taiwan (R.O.C.)  
 Tel : 886 2) 2651 3928  
 Fax : 886 2) 2786 8483  
 ©http://www.alfa-mos.com